Difference between revisions of "H.264 and Reconfigurable Architecture"
From esoterum.org
(New page: *Jike Chong, Nadathur Satish, Bryan Catanzaro, Kaushik Ravindran, Kurt Keutzer, [http://chongjike.net/DrupalFiles/ICME2007.pdf Efficient Parallelization of H.264 Decoding With Macro Block ...) |
|||
| (8 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | *Jike Chong, Nadathur Satish, Bryan Catanzaro, Kaushik Ravindran, Kurt Keutzer, [http://chongjike.net/DrupalFiles/ICME2007.pdf Efficient Parallelization of H.264 Decoding With Macro Block Level Scheduling], Multimedia and Expo, 2007 IEEE International Conference on, 1874-1877, July, 2007. | + | == FPGA Implementation == |
| + | *A. Azevedo, B. Zatt, L. Agostini, S. Bampi, [http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04252964 MoCHA: a Bi-Predictive Motion Compensation Hardware for H.264/AVC Decoder Targeting HDTV]. Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on. 27-30 May 2007 Page(s):1617 - 1620 | ||
| + | |||
| + | |||
| + | |||
| + | *(6.2) Jike Chong, Nadathur Satish, Bryan Catanzaro, Kaushik Ravindran, Kurt Keutzer, [http://chongjike.net/DrupalFiles/ICME2007.pdf Efficient Parallelization of H.264 Decoding With Macro Block Level Scheduling], Multimedia and Expo, 2007 IEEE International Conference on, 1874-1877, July, 2007. | ||
:-EECS Department, University of California, Berkeley, USA | :-EECS Department, University of California, Berkeley, USA | ||
| + | :*(6.4) [9] Im Yong Lee, Il-Hyun Park, Dong-Wook Lee, and Ki-Young Choi, [http://www.altera.com/literature/dc/1.5-2005_Korea_2nd_SeoulNational-web.pdf Implementation of the H.264/AVC Decoder Using the Nios II Processor], Altera Nios® II Embedded Processor Design Contest, 2005 | ||
| + | ::-Institution: Seoul National University | ||
| + | :*(6.3) [10] Erik B. van der Tol, ; Egbert G. Jaspers, ; Rob H. Gelderblom, [http://vca.ele.tue.nl/publications/data/Jaspers2003a.pdf Mapping of H.264 decoding on a multiprocessor architecture], Image and Video Communications and Processing 2003. Edited by Vasudev, Bhaskaran; Hsing, T. Russell; Tescher, Andrew G.; Ebrahimi, Touradj. Proceedings of the SPIE, Volume 5022, pp. 707-718 (2003). | ||
| + | |||
| + | *(6.1) Soonhoi Ha, Sungchan Kim, Choonseung Lee, Youngmin Yi, Seongnam Kwon, Young-Pyo Joo, [http://delivery.acm.org/10.1145/1260000/1255461/a24-ha.pdf?key1=1255461&key2=5502352121&coll=GUIDE&dl=ACM&CFID=71242298&CFTOKEN=10977580 PeaCE: A hardware-software codesign environment for multimedia embedded systems], ACM Transactions on Design Automation of Electronic Systems (TODAES) Volume 12 , Issue 3 (August 2007) | ||
| + | :-Seoul National University, Seoul, Korea | ||
| + | |||
| + | *(6.5) Hyeyoung Hwang, Taewook Oh, Hyunuk Jung, Soonhoi Ha, [http://ieeexplore.ieee.org/iel5/10626/33561/01594674.pdf "Conversion of Reference C Code to Dataflow Model: H.264 Encoder Case Study"], IEEE 2006 | ||
| + | :-The School of Electrical Engineering And Computer Science | ||
| + | :-Seoul National University KOREA | ||
| + | |||
| + | |||
| + | |||
| + | |||
| + | <code>Last printed: 6.5</code> | ||
Latest revision as of 16:03, 5 June 2009
FPGA Implementation
- A. Azevedo, B. Zatt, L. Agostini, S. Bampi, MoCHA: a Bi-Predictive Motion Compensation Hardware for H.264/AVC Decoder Targeting HDTV. Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on. 27-30 May 2007 Page(s):1617 - 1620
- (6.2) Jike Chong, Nadathur Satish, Bryan Catanzaro, Kaushik Ravindran, Kurt Keutzer, Efficient Parallelization of H.264 Decoding With Macro Block Level Scheduling, Multimedia and Expo, 2007 IEEE International Conference on, 1874-1877, July, 2007.
- -EECS Department, University of California, Berkeley, USA
- (6.4) [9] Im Yong Lee, Il-Hyun Park, Dong-Wook Lee, and Ki-Young Choi, Implementation of the H.264/AVC Decoder Using the Nios II Processor, Altera Nios® II Embedded Processor Design Contest, 2005
- -Institution: Seoul National University
- (6.3) [10] Erik B. van der Tol, ; Egbert G. Jaspers, ; Rob H. Gelderblom, Mapping of H.264 decoding on a multiprocessor architecture, Image and Video Communications and Processing 2003. Edited by Vasudev, Bhaskaran; Hsing, T. Russell; Tescher, Andrew G.; Ebrahimi, Touradj. Proceedings of the SPIE, Volume 5022, pp. 707-718 (2003).
- (6.1) Soonhoi Ha, Sungchan Kim, Choonseung Lee, Youngmin Yi, Seongnam Kwon, Young-Pyo Joo, PeaCE: A hardware-software codesign environment for multimedia embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES) Volume 12 , Issue 3 (August 2007)
- -Seoul National University, Seoul, Korea
- (6.5) Hyeyoung Hwang, Taewook Oh, Hyunuk Jung, Soonhoi Ha, "Conversion of Reference C Code to Dataflow Model: H.264 Encoder Case Study", IEEE 2006
- -The School of Electrical Engineering And Computer Science
- -Seoul National University KOREA
Last printed: 6.5
