Difference between revisions of "Reconfigurable Computing"
From esoterum.org
| Line 1: | Line 1: | ||
| + | RC: reconfigurable computing | ||
| + | HPRC: high performance reconfigurable computing | ||
| + | RH: reconfigurable hardware | ||
| + | |||
| + | |||
*[http://en.wikipedia.org/wiki/Reconfigurable_computing Reconfigurable Computing on Wikipedia] | *[http://en.wikipedia.org/wiki/Reconfigurable_computing Reconfigurable Computing on Wikipedia] | ||
Revision as of 13:58, 14 January 2008
RC: reconfigurable computing HPRC: high performance reconfigurable computing RH: reconfigurable hardware
Papers
- R. Tessier and W. Burleson, "Reconfigurable Computing and Digital Signal Processing: Past, Present, and Future", [http://site.ebrary.com.ezproxy1.lib.asu.edu/lib/asulib/Doc?id=10051293 Programmable Digital Signal Processors (online via ASU Library), Yu Wen Hu, ed., Marcel Dekker, New York, N.Y., 2002.
- R. Tessier and W. Burleson, [http://www.ecs.umass.edu/ece/tessier/jvsp00.pdf "Reconfigurable Computing and Digital Signal Processing: A Survey", Journal of VLSI Signal Processing, May/June 2001, pp. 7-27
Adaptive Algorithm for Hardware Reconfiguration
- Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy, Dennis Goeckel, Wayne Burleson, [http://www.ecs.umass.edu/ece/tessier/tvlsi-ava.pdf "A Reconfigurable, Power-Efficient Adaptive Viterbi Decoder", IEEE Transactions on VLSI Systems, vol. 13, no. 4, April 2005, pp. 484-488
