Difference between revisions of "Reconfigurable Computing"
From esoterum.org
| Line 8: | Line 8: | ||
== Papers == | == Papers == | ||
*R. Tessier and W. Burleson, "Reconfigurable Computing and Digital Signal Processing: Past, Present, and Future", [http://site.ebrary.com.ezproxy1.lib.asu.edu/lib/asulib/Doc?id=10051293 ''Programmable Digital Signal Processors'' (online via ASU Library), Yu Wen Hu, ed., Marcel Dekker, New York, N.Y., 2002. | *R. Tessier and W. Burleson, "Reconfigurable Computing and Digital Signal Processing: Past, Present, and Future", [http://site.ebrary.com.ezproxy1.lib.asu.edu/lib/asulib/Doc?id=10051293 ''Programmable Digital Signal Processors'' (online via ASU Library), Yu Wen Hu, ed., Marcel Dekker, New York, N.Y., 2002. | ||
| + | :-UMass, Amherst | ||
*R. Tessier and W. Burleson, [http://www.ecs.umass.edu/ece/tessier/jvsp00.pdf "Reconfigurable Computing and Digital Signal Processing: A Survey", Journal of VLSI Signal Processing, May/June 2001, pp. 7-27 | *R. Tessier and W. Burleson, [http://www.ecs.umass.edu/ece/tessier/jvsp00.pdf "Reconfigurable Computing and Digital Signal Processing: A Survey", Journal of VLSI Signal Processing, May/June 2001, pp. 7-27 | ||
| + | :-UMass, Amherst | ||
| + | *Wenyin Fu, Katherine Compton, [http://ieeexplore.ieee.org.ezproxy1.lib.asu.edu/iel5/4095018/4100939/04100974.pdf?tp=&arnumber=4100974&isnumber=4100939 "A Simulation Platform for Reconfigurable Computing Research"], Field Programmable Logic and Applications, 2006. FPL '06. International Conference on | ||
| + | 28-30 Aug. 2006 Page(s):1 - 7 | ||
| + | :-UWisconsin, Madison | ||
=== Adaptive Algorithm for Hardware Reconfiguration === | === Adaptive Algorithm for Hardware Reconfiguration === | ||
*Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy, Dennis Goeckel, Wayne Burleson, [http://www.ecs.umass.edu/ece/tessier/tvlsi-ava.pdf "A Reconfigurable, Power-Efficient Adaptive Viterbi Decoder", IEEE Transactions on VLSI Systems, vol. 13, no. 4, April 2005, pp. 484-488 | *Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy, Dennis Goeckel, Wayne Burleson, [http://www.ecs.umass.edu/ece/tessier/tvlsi-ava.pdf "A Reconfigurable, Power-Efficient Adaptive Viterbi Decoder", IEEE Transactions on VLSI Systems, vol. 13, no. 4, April 2005, pp. 484-488 | ||
| + | :-UMass, Amherst | ||
Revision as of 14:20, 14 January 2008
RC: reconfigurable computing HPRC: high performance reconfigurable computing RH: reconfigurable hardware
Papers
- R. Tessier and W. Burleson, "Reconfigurable Computing and Digital Signal Processing: Past, Present, and Future", [http://site.ebrary.com.ezproxy1.lib.asu.edu/lib/asulib/Doc?id=10051293 Programmable Digital Signal Processors (online via ASU Library), Yu Wen Hu, ed., Marcel Dekker, New York, N.Y., 2002.
- -UMass, Amherst
- R. Tessier and W. Burleson, [http://www.ecs.umass.edu/ece/tessier/jvsp00.pdf "Reconfigurable Computing and Digital Signal Processing: A Survey", Journal of VLSI Signal Processing, May/June 2001, pp. 7-27
- -UMass, Amherst
- Wenyin Fu, Katherine Compton, "A Simulation Platform for Reconfigurable Computing Research", Field Programmable Logic and Applications, 2006. FPL '06. International Conference on
28-30 Aug. 2006 Page(s):1 - 7
- -UWisconsin, Madison
Adaptive Algorithm for Hardware Reconfiguration
- Russell Tessier, Sriram Swaminathan, Ramaswamy Ramaswamy, Dennis Goeckel, Wayne Burleson, [http://www.ecs.umass.edu/ece/tessier/tvlsi-ava.pdf "A Reconfigurable, Power-Efficient Adaptive Viterbi Decoder", IEEE Transactions on VLSI Systems, vol. 13, no. 4, April 2005, pp. 484-488
- -UMass, Amherst
